using Xilinx design tools. Place and route the design with ILA cores. Download bit-stream on to FPGA and analyze the signals using chipscope. Xilinx ChipScope ICON/VIO/ILA Tutorial. The Xilinx ChipScope tools package has several modules that you can add to your Verilog design to. If you are new to FPGAs, one aspect of the development flow you may not have considered is how you will go about debugging your design.

Author: Gardami Shakakree
Country: Gabon
Language: English (Spanish)
Genre: Software
Published (Last): 7 December 2009
Pages: 434
PDF File Size: 19.12 Mb
ePub File Size: 17.77 Mb
ISBN: 539-1-57420-420-7
Downloads: 59400
Price: Free* [*Free Regsitration Required]
Uploader: JoJohn

To group analyzer channels into a bus, expand the “Data Port” item in the window pane labeled “Signals: It is therefore not possible to detect glitches with ChipScope. Also, ChipScope cannot sample as quickly as an external logic analyzer.

You only need one ICON in your design.

Using ChipScope ILA | ADIUVO Engineering

ChipScope is a set of tools made by Xilinx that allows you to easily probe the internal signals of your design inside an FPGA, much as you would do with a logic analyzer.

If you no longer have that project setup, create a new project in Project Navigator, and add the following files. Leave the remaining three checkboxes unchecked and click “Next”. This is a known bug in ChipScope 6.

The big downside with this approach comes in designs that are already utilizing most of the devices programmable resources, iila this will limit any logic analyzer implementations.


Make sure Virtex II is selected as the device family. Setting up the Initial Design This tutorial builds on the simple counter project, described in the Getting Started tutorial. One of the tools we would have employed would be a logic analyzer. Instead of loading the resulting.

Click the play button in the ChipScope toolbar to arm the analyzer, and wait for a trigger event. See Xilinx Answer Recordwhich recommends the following workarounds: Leave all other settings at their default values and click “Next”.

ChipScope Integrated Logic Analyzer (ILA)

This document introduces the Xilinx ChipScope Analyzer. Now, let’s change the trigger setup to trigger when the lower eight bits of the count bus are all zero. For example if your Trigger Width is 20, change it to This is the window length for your ILA.

This chipacope that you may have to keep on rebuilding your design to access the signals of interest and route them out to the test header. Connect the programming cable to the JTAG port on the labkit, and power on the labkit.

Using virtual logic analyzers may remove the need for test headers. Lia the waveform window updates, note that the eight LSBs of the value of the count bus at sample zero are zero. A dialog box will appear that lets you create the necessary hardware modules for your FPGA.

Debugging with ChipScope

Set the output netlist field so that the ICON core is generated in the counter project directory, Make sure the output netlist name ends with. For example, while your design is running on the FPGA, you can trigger when certain events take place and view any chipscopr your design’s internal signals.


Click “Select New File” in the dialog that appears, and then select the labkit. The sample memory of the analyzer is limited by the memory resources of the FPGA.

The functionality of these modules will be filled in when the. Choose for data depth. Click on the “T!

ChipScope Integrated Logic Analyzer (ILA)

The trig0 port on the ILA should be connected to the signals that you wish to probe with the ChipScope analyzer. One big advantage of these in-chip logic analyzers is that they offer the ability to capture the values on wide internal busses and store these values in internal RAM.

If your design had multiple up to 15 ILA modules, each would be connected to a different control port on the ICON, using a unique bit control bus. Under Trig0, choose a trigger width of You have now chipxcope all the necessary ChipScope hardware blocks, and are ready to include them in the existing counter design.

The complete design is then recompiled.